 2019 - 2020 | |||||||||||||||||||||||||||||
 |
 |
||||||||||||||||||||||||||||
| 0512-4703-03 | Introduction to Vlsi Design | ||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| FACULTY OF ENGINEERING | |||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||
Course description
Credits: 3.5
Prerequisites: Digital Logic systems; Electronic Devices.
Introduction: CMOS gates, memories, analog and mixed signal circuits, examples. MOS transistor review: models, static gates, transmission gates, tristate, BiCMOS. CAD tools: layout (LEDIT) and circuit (SPICE). CMOS process reviewer, design rules. Preliminary design: parameter evaluation, rise and fall time estimation, sizing, power estimation, design margining, reliability and scaling. CMOS circuit design: logic selection, timing, IO circuits, lower power design. Design strategies and options: standard cell, gate array, PLD, symbolic design, design verification, data path, examples. Chip design – examples for DSP, memories and processors.
Prerequisites: Digital Logic systems; Electronic Devices.
Introduction: CMOS gates, memories, analog and mixed signal circuits, examples. MOS transistor review: models, static gates, transmission gates, tristate, BiCMOS. CAD tools: layout (LEDIT) and circuit (SPICE). CMOS process reviewer, design rules. Preliminary design: parameter evaluation, rise and fall time estimation, sizing, power estimation, design margining, reliability and scaling. CMOS circuit design: logic selection, timing, IO circuits, lower power design. Design strategies and options: standard cell, gate array, PLD, symbolic design, design verification, data path, examples. Chip design – examples for DSP, memories and processors.